ABSTRACT A new self-rectifying twin-bit RRAM in a novel 3-D interweaved cross-point array has been proposed and demonstrated in 28-nm high-k metal gate CMOS back end of line (BEOL) process. This high density of array architecture with the cell size only 70 × 100 × 187 nm can be manufactured without additional mask or process. The RRAM film is formed by via plug over shifting between two metal lines in back-end process with TaN/TaO x N RRAMs on both sides of a single via. The BEOL RRAM shows large read window between states. Fast switching time of 1 us for set operation and 10 us for reset was demonstrated. Excellent selectivity by its asymmetric IV characteristic enables the twin-bit 1R cells to be efficiently stacked in 3-D cross-point arrays without select transistors.
I. INTRODUCTION
Resistive switching memory is one of the most promising candidates for future non-volatile memory (NVM) due to its superior characteristics in size and speed [1] , [2] . Metal-Insulator-Metal (MIM) simple structure makes RRAM become widely researching topic in memory. Various dielectric and multi-layer for RRAM films show different mechanism. However, the stand alone process defining additional RRAM metal oxide layer needs extra mask and it is not compatible for CMOS front-end process. Logic embedded process is included to realized SOC RRAM, Contact RRAM (CRRAM) and Vertical Via RRAM are proposed without extra mask [2] - [4] . Since conventional flash memory has reached the bottleneck of physical limitation, it is difficult to scale down. To solve this dilemma, vertical direction development is inevitable. 3D structure NAND Flash memories were proposed to increase density further [5] - [7] . RRAM arrays in 3D structure emerge to maintain its competitiveness in data densities [8] - [10] . Cross-point RRAM arrays suffer from sneak currents during read operations, which restrict its array size [11] , [12] . Methods such as introducing a rectifying diode to each RRAM cell, i.e., 1D1R, can suppress sneak current level at the cost of greater integration complexity [13] . 3D Via-RRAM has been proposed with a rectifier stacked above a Via RRAM in a 3D cross-point 1D1R array [14] .
A new twin-bit lateral via RRAM is proposed with 3D array structure in standard 28nm pure CMOS BEOL process. The resistive switching area is formed by via and metal lines in lateral direction. The RRAM film consists of tantalum oxide and tantalum nitride is defined by standard Cu back end of the line process. In addition, the new twin-bit via RRAM, which has self-rectifying characteristic in LRS, allowing aggressive scaling lateral and vertical dimensions. A 3D-stackable self-rectifying twin-bit RRAM is proposed and demonstrated by pure CMOS back-end process, aimed for embedded NVM applications. Without additional mask or process modification, this twin-bit RRAM technology can easily embedded in advance CMOS circuit systems.
II. FABRICATION AND TEST PATTERN DESIGN
The twin-bit via RRAM cell was fabricated by standard Cu BEOL CMOS process. The RRAM only used BEOL process which is conventionally used for front end devices connection. The key process step for BEOL is metal 1 deposition first, then the via and metal 2 is formed by the dual-damascene process. The third step is the deposition of a barrier layer, which consists of tantalum oxide and tantalum nitride [15] . Finally, after the deposition of Cu filling the gap of via and metal 2, the twin-bit RRAM cell is completed. After metal 2 layers, the process is identical for repeating stacking. To create a TaN/TaO x N based RRAM film in Cu back-end layers, a via is placed at the center of two adjacent metal BLs. With careful spacing control, a TaN/TaO x N RRAM film is layered between via and metal. Fig. 1 shows the transmission electron microscopy (TEM) picture of twin-bit RRAM in set and reset operations. The expected active region of RRAM is less than 5nm × 40nm. As demonstrated in Fig. 1 (b), the MIM structure-which consists of Cu/TaN/TaOxN/Cu in lateral direction -is welldefined between M1 and via. Fig. 2 is the EDX analysis of twin bit RRAM. The insulator layer is mainly composed of Tantalum, Oxygen and Nitrogen. Data reveals that the dielectric layer is close to 10nm, according to the insert in Fig. 2 .
III. SWITCHING CONDITION AND DC CHARACTERISTIC
The set and reset operation conditions of a typical twin-bit via RRAM are shown in Fig. 1(a) . The metal 1 is defined as a Bit Line (BL) and the via is defined as a Word Line (WL) linked by metal 2. Two RRAM share one WL so the cell size in array structure can be scaled down. DC cycling is used for the twin-bit RRAM shows that it has bipolar switching characteristic. In reverse set, high voltage of 15V is given to via and the current flows from via to metal BL would program the selected cell changing its state from HRS to LRS. The compliance is fixed at 10µA so as to avoid over set. While in forward reset, 6V is given to BL and the current flows from Metal BL to via. The RRAM is not only a linear resistor, but also having its own self-rectifying characteristic. An initially symmetric device is transformed into a self-rectifying RRAM indifference to its forming directions. The self-rectifying only occurs at low resistive state causing different current level in forward and reverse read. Fig. 3 illustrates a highly scalable twin-bit cell with a very small unit cube size. Read current distribution of the left and right bits in its initial and after forming states are summarized in Fig. 4 , no difference is observed between the left and right bits. After several operations of changing its state, the RRAM still remains large read window in its read current level without window narrowing effect. Experimental data suggests that this point twin-bit RRAM can be operated within micro-second range [16] . The three different states of twin-bit RRAM in Fig. 5 are initial state, HRS and LRS respectively. The read window between LRS and HRS in forward read is exceeding one thousand times rating, while in reverse read, the window is only one hundred times rating at read voltage of 0.9V. High read voltage is considered to be high FR ratio and read window. To have both exceeding one thousand times of FR and on/off ratio, the read voltage on BL needs at least 0.63V. The structure of RRAM illustrated in Fig. 6 indicates the conduction path becomes asymmetric after forming, which leads to the self -rectifying characteristic. Fig. 6 illustrates the energy diagram during forward and reverse read operations in LRS. With proper forming/set operations, oxygen vacancies (Vo 2+ ) would generate at the surface junction of Cu and TaO x N [1] . The oxygen vacancies play the roles of electron springboards, narrowing the equivalent barrier thickness. As the distance between Cu increases in TaO x N layer, the concentration of Vo 2+ decreases. In the reset operation, heat caused by the reset current enhances the recombination of the vacancies [17] , [18] . Self-rectifying characteristics mainly affected by the change of work function, indifferent to forming direction. The forming/set direction change the distribution of Vo 2+ . For reverse forming, Vo 2+ accumulation start from Via side while forward forming start from TaN side [19] .
Cross-point arrays suffer from connecting pipe effect inevitably if there are no transistors or diodes blocking its low resistance current path during read. As shown in above, a self-rectifying asymmetric RRAM in its LRS has been demonstrated by measurement data, which can effectively block sneak current by its high selectivity ratio by over 1000X, see Fig. 5 . The previous study [16] shows that the RRAM cell can be operated for over one hundred cycles and still maintain stable selection capability. Different forming directions do not affect the self-rectifying characteristic in LRS and the RRAM remains symmetric in HRS.
The DC characteristic of the RRAM indicates that it has high selectivity. Continuous voltage stress testing for the selected and unselected cell to see the influence of disturbance, as long as temperature effects at different range, both are key indicators for 3D array structure evaluation. Read disturb demonstrates the cell in LRS and HRS with 1V stressing on BL. In addition, the unselected cells in LRS or HRS would not affect by the voltage stress. Endurance testing of twin-bit RRAM proves that it has excellent data preservation in high temperature environment and the half of set voltage cannot change the state of unselected cells. The robustness of the structure let this twin-bit RRAM immune to most of disturbance. The performance of the RRAM depends highly on the precise etching control of vertical and lateral directions which improves with scaled technologies. Circuit solution handling higher voltage must be developed for Twin-bit RRAM array be implemented in pure CMOS logic processes [26] - [28] .
3D interweaved architecture cross-point array is proposed in Fig. 7 illustrated by its cross-sectional view and top-view. A single bit only required half of one via with staggering structure, which greatly enhanced its horizontal and vertical packing density.
The cell exhibits prominent self-rectifying behaviors in its LRS is the key for enabling a sizable 1R array to further stack with height reduction vertically. The cell size is only 70nm width and 100nm length with 187nm height as revealed in Fig. 3(b) . As the development of technology progress, the BEOL process increases its precision level causing thinner metal lines and via, which enhances the cell numbers per area. If the center twin-bit cell is selected 338 VOLUME 3, NO. 4, JULY 2015 at the layer of BL3 showed in Fig. 7 , three different layers are considered to the selected cell. The three layers are WL2, BL3, and WL4. In the set condition 15V is given to selected WL and 0V to selected BL. The unselected WLs and BLs are given 7.5V causing half of set voltage cannot program the unselected cells. In the reset condition, the WL at WL4 or WL2 layers is given 0V for the selected twin-bit cell and the rest WLs below WL4 layers are given 6V. BL in the BL3 is given 6V for selected cell, the rest of BLs over BL3 layers are given 0V. Read condition is the same way to reset condition but the read voltage is 0.9V. The sneak current generally relate to the reverse read current of LRS. For a 64 parallel WLs connect to a BL, the unselected cells are in reverse read because of selecting mechanism. Data indicates that the largest read current ratio of forward read and sneak current occurs at BL equal to 0.9V in read condition. As the number of stacked metal layers increases, the number of the stacked cells increases accordingly, which effectively enhance packing densities for array structure.
IV. CONCLUSION
In this work, a fully-compactible self-rectifying point twinbit RRAM is proposed and successfully demonstrated in 28nm CMOS Cu BEOL process. This asymmetric read current of the low resistive state in forward/reverse read can decrease the sneak current in 3D array structure. The self-rectifying point twin-bit RRAM also shows excellent reliability and well disturb immunity under high temperature environment. With a novel interweaved cross-point array, the half-Via RRAM cell can be compacted stacked vertically, with competitive scalability in all dimensions.
